

IN THE SPECIFICATION

E1
Page 3, amend the paragraph beginning at line 21 as follows:

Because the stream demultiplexer removes all the timing information from the data before storing it them in the storage buffer, the tasks performed by the audio and the video decoders are simplified. Furthermore, because the CPU is the component that makes all the decisions about the particular data and its their decode time, the audio and video decoders have vastly simplified tasks.

E2
Page 6, amend the paragraph beginning at line 27 as follows:

In particular, depending on the data consumption rate, DVD-DSP Interface 24 retrieves raw data residing on DVD-DSP 46 at a typical rate of approximately 11 megabits per second (Mb/s). Megabit per second. The DVD data stream supplied to SD 26 contains compressed audio, video, control and synchronization information. SD 26 demultiplexes and depacketizes the data stream, storing the demultiplexed compressed audio and video data in data buffer 48, which is typically a First In First Out (FIFO) buffer. SD 26 has access to 32 different addressable locations in buffer FIFO 48. A host programmable memory, called the routing table (not shown in Fig. 1), directs SD 26 to a particular location within buffer FIFO 48 in which the elementary streams and substreams of data are stored.

E2
Page 7, amend the paragraph beginning at line 11 as follows: *J*

The Each DVD data is composed of data units, commonly referred to as data packs. As illustrated in Fig. 2A, each DVD data pack 200 contains a pack header 201 and may contain one or more of the following elements: a system header 202, an audio Packetized Elementary Stream (PES) 204, a video PES packet 206 and a control packet 208. As shown in Fig. 2B, each video PES packet 206 further contains a header 216 and a payload 214. Each header 216 contains a PES control field 218 and may contain a Decode Time Stamp (DTS) 210 or/and or a Presentation Time Stamp (PTS) 212.

Page 7, amend the paragraph beginning at line 22 as follows:

System header 202 identifies all the elementary streams of a pack. SD 26 places the entire system header 202 in ~~its own~~ buffer 48 for access by CPU 54.

Page 7, amend the paragraph beginning at line 25 as follows:

SD 26 first demultiplexes the audio, video and control components of the received DVD data. Thereafter, SD 26 depacketizes the demultiplexed data, namely, SD 26 removes PES control field 218, header 208, DTS 210 and PTS 212 from each packet 206 before storing the payload 214 in buffer 48. Therefore, ~~audio decoder 34 and video decoder 36 receives receive~~ only the payload 214 of data packet 206, which is an advantage of decoder 20. Because SD 26 demultiplexes the DVD data byte streams, several advantages are realized. First, CPU 54 is allowed to specialize in more complex and decision-based tasks. Second, unlike the control CPUs of conventional DVD decoders, CPU 54 is not required to have a high processing capability and is thus relatively inexpensive.

Page 8, amend the paragraph beginning at line 17 as follows:

E3
Concurrent references are made below to Figures 1-3 below. Each data pack 200 200, contains timing a timing data, embedded in its pack header 201, which establishes a timing reference with respect to which the PTS 212 of the associated PES packet 206 is measured. In other words, the display time of a payload 214 is determined by comparing its PTS 212 to the reference timing data embedded in the associated system header 202.

Page 9, amend the paragraph beginning at line 2 as follows:

E4
As is seen from Fig. 1, Video Output Processor (VOP) 40 receives a signal VsyncPhase from timer 30. VOP 40 generates a signal, called Vsync, every 16 milliseconds (i.e., i.e. 60 Hz Hz for NTSC systems) which is the typical rate at which a Cathode Ray Tube (CRT) or a TV monitor is refreshed. Signal Vsync is supplied to Central Processing Unit (CPU) 54, video decoder 36 and timer 30. Signal Vsync synchronizes the activities of the various components of decoder 20 and, accordingly, controls the DVD data consumption rate, as is described below.

Page 9, amend the paragraph beginning at line 13 as follows:

Whenever SD 26 extracts the pack header 201 of a data pack 200, it instructs timer 30 to store the current time in register 56. SD 26 stores the clock reference from the pack header in register 56. Therefore, register 56 stores both the clock reference of the data pack 200 as well as the time at which the pack arrives at SD 26. CPU 54 has access to register 56 and can read its content to determine the difference between the two timing data. In a steady state, when the system is fully synchronized, a fixed timing difference exists between the clock reference of data pack 200 and the time when which data pack 200 arrives at SD 26.

Page 9, cancel the revision made via the amendment submitted 10 December 2003 to the paragraph beginning at line 26 and, in place of that revision, amend the paragraph beginning at line 26 as follows:

Furthermore, after demultiplexing and depacketizing a DVD data pack 200, SD 26 extracts the associated time stamps (i.e., DTS 210 and PTS 212) of the data packet 206, 206 (i.e., PTS 212 and DTS 210), stores video payload the data 214 in buffer FIFO 48 and and, accordingly, generates a video message, or tag, tag which contains the DTS and the address of the stored data in buffer FIFO 48. In other words, for each data pack 200, SD 26 generates a tag containing information about both the decode time stamp as well as the address of the stored data in buffer FIFO 48. The generation of the tags is a significant advantage of decoder 20.

Page 10, cancel the revision made via the amendment submitted 10 December 2003 to the paragraph beginning at line 7 and, in place of that revision, amend the paragraph beginning at line 7 as follows:

The video messages, or tags, tags thus generated are made available to CPU 54 for further synchronization and control of decoder 20. Using the information stored in a tag, CPU 54 generates a Task Definition Packet (TDP) containing instructions to video decoder 36 about the location of the data in buffer FIFO 48. Upon the arrival of the next Vsync signal, video decoder 36 decodes the data identified by the TDP. If no TDP has been generated by CPU 54, video decoder 36 does not decode any data at the occurrence of the Vsync signal.

Page 10, amend the paragraph beginning at line 22 as follows:

Depending on the data consumption rate, CPU 54 may instruct video decoder 36 to decode data out of sequence. Therefore, if a faster data consumption rate is necessary, CPU 54 skips over the next frame of data in buffer FIFO 48 and thus issues a TDP pointing to the address of the succeeding data frame in buffer FIFO 48. If a slower data consumption rate is necessary, CPU 54 does not issue a TDP and thus the previously decoded data frame is displayed.

Page 11, amend the paragraph beginning at line 1 as follows:

Since the decision regarding when and which data to decode next is made by CPU 54 and not by video decoder 36, DVD/DVB decoder 20 provides several improvements over those of the prior art. First, video decoder 36 benefits from a relatively simple design because it needs to decode data only when so instructed. Second, because CPU 54 is controlled through software, CPU 54 lends itself to a highly low-level control, thereby adding to the overall flexibility of the system while making the system easily upgradeable. Third, the generation of the tags relieves relives CPU 54 from the computationally intensive and hence costly task of reading the data that flows between various components of decoder 20. The tags enable the CPU to receive the information it needs to determine which data must be decoded, thereby greatly easing the computational burden on the CPU.

Page 11, amend the paragraph beginning at line 18 as follows:

The tags generated by SD 26 are read by CPU 54 only when a Vsync signal arrives. Therefore, in a steady state and under most operating conditions, CPU 54 is interrupted only when a tag is present at the occurrence of a subsequent Vsync signal; this is an advantage of the DVD/DVB decoder 20 which generates fewer interrupts than do other known systems. Moreover, because in the steady state, the interrupt requests are only generated during Vsync occurrences, CPU 54 advantageously has an entire Vsync time period (i.e., i.e. the time interval between two successive Vsync signals) to service those interrupts. interrupt. In particular, when a Vsync signal arrives, CPU 54 reads buffer FIFO 48 to determine whether SD 26 has generated any tags. If one or more tags exist, CPU 54 performs its assigned tasks and generates corresponding TDPs. However, CPU 54 has the entire period from the reading

E7

of the tags until the arrival of the next Vsync signal to complete all of its tasks including the generation of the TDPs. Hence, CPU 54 may continue to finish its ongoing tasks uninterrupted, provided, however, that CPU 54 services the requested interrupt prior to the arrival of the next Vsync signal. Therefore, decoder 20 benefits from very relaxed timing requirements. The relaxed timing requirements resulting from the availability of an entire Vsync period to CPU 54 to read the tags and to generate corresponding TDPs is a significant advantage of DVD decoder 20 over the known DVD decoders which because they require their CPU control units (e.g. CPU) to immediately--but temporarily--abandon their ongoing tasks to service the interrupts in a very short time period, impose tight and rigid system timing requirements.

E8

Page 12, amend the paragraph beginning at line 27 as follows:

The data decoded by video decoder 36 is stored in buffer 50 for subsequent processing by VOP 40. Because CPU 54 decides when and which data is to be decoded next, it also knows whether any decoded data has been placed in buffer 50. Consequently, when such data exists, at the occurrence of the next Vsync signal, CPU 54 instructs VOP 40 to fetch the data from the buffer 50 for further processing. After a known time period, the data fetched and processed by VOP 40 is displayed on monitor 42.

E9

Page 13, amend the paragraph beginning at line 18 as follows:

The processing of audio data when decoder 20 is in the DVD or DVB mode is described next. Referring to Fig. 1, DVD-DSP interface 24 retrieves DVD data from DVD-DSP 46, subsequently reformats this data as a stream of bytes, and supplies the stream of bytes to SD 26. Similarly, Network Port 22 retrieves DVB data from Network Interface 52, reformats this data as a stream of bytes, and supplies the stream of bytes to SD 26. SD 26 extracts the audio data stream from the incoming data, depacketizes the data, and stores the data ~~for storage~~ in buffer 48. Audio decoder 34 decodes the stored audio data and writes the decoded data to data buffer 50. Thereafter, AOP 38 fetches the data from buffer 50, processes the data and supplies it to audio Digital-to-Analog Converter (DAC) 44. Accordingly, in this embodiment, the audio path includes DVD-DSP interface 24, SD 26, timer 30, audio decoder 34, AOP 38 and CPU 54.

E Page 14, amend the paragraph beginning at line 6 as follows:

In MPEG, an audio time stamp is located at the beginning of a PES packet, but it actually refers to the first byte of the first audio sync frame that begins in the packet, and thus, there is no alignment between audio sync frames and PES packet boundaries. Unlike the video bit streams, the The audio bit streams do not contain unique and identifiable start code patterns (sync words), but they are not individually uniquely identifiable from the actual audio data, thereby making it difficult to detect the start of an audio data frame.

E9 *J* Page 14, amend the paragraph beginning at line 15 as follows:

In MPEG, a new audio frame is identified by identifying an audio marker that constitutes a repeating 12-bit field. Thus, for example, if the 12-bit pattern of an audio marker is identified three times, then it may be safely assumed, with a high degree of certainty, certainty that the frame is an audio data frame.

E *J* Page 14, cancel the revision made via the amendment submitted 10 December 2003 to the paragraph beginning at line 22 and, in place of that revision, amend the paragraph beginning at line 22 as follows:

E10 After depacketizing an audio frame, SD 26 stores the PES payload in buffer 48 and generates an audio message, or tag, a tag, informing CPU 54 of the location of the stored audio frame in the buffer 48. Consequently, SD 26 has knowledge of both the location of the audio frame in the buffer 48 as well as its corresponding time stamp. SD 26, however, does not know the offset between the beginning of the packet and that of the frame.

E11 Page 15, amend the paragraph beginning at line 1 as follows:

Audio decoder 34 decodes the data and upon detecting the corresponding sync word, marks the address and so informs the CPU 54. Figure 4 shows the format of the message generated by audio decoder 34 to CPU 54 when audio decoder 34 finds a sync word in the compressed audio stream. Each such message has 32 bits, bytes. Bits [31:20] of each word are reserved, and only the lower 20 bits are used. The various parameters of the message when decoding MPEG audio are defined below:

NCHANS	number of audio channels in the input bit-stream (including LFE)
SAMPRATE	sampling rate
LAYER	1=MPEG layer 1, 2=MPEG layer 2
INBUF_LEVEL	Level (count) of the compressed audio data input buffer
BITRATE	Bit rate in kilobits/sec
FRM_SIZE	Size of the last decoded frame
OUTBUF_WR_PTR	Current write pointer of the output buffer used to store decoded audio data
INBUF_RD_PTR	Current read pointer of the input buffer used to store compressed audio data
FRM_NUMBER	A running count of the frames decoded
STATUS	A status word used for debug and diagnostics
MSG_ID	Linearly incrementing number which acts as an ID for the message
MSG_TYPE	Has the value 3 indicating it is a Sync Found message.

1 Page 16, amend the paragraph beginning at line 1 as follows: 2

CPU 54 using Using the marked address and the SD-generated tags, CPU 54 tags establishes correlation between a sync word and its associated audio frame in the buffer 48. Consequently, CPU 54 uses the information provided by SD 26 and audio decoder 34 to determine when a particular frame of audio data must be presented, the details of which are described below.

1 Page 16, amend the paragraph beginning at line 9 as follows: 2

Fig. 5 shows an audio buffer 100 in accordance with one embodiment of the present invention. Audio buffer 100 is part of input buffer 48. In audio buffer 100, pointer 102

shows where the address part of an SD-generated SD-26 tag 106 points. Arrow 104 indicates a sync frame for that tag 106.

EII
Page 16, amend the paragraph beginning at line 13 as follows:

The audio decoder 34 of Fig. 1 supplies the location of the audio sync word in system memory (e.g., in ~~the~~ DRAM). When audio decoder 34 detects a sync word, it captures the current system memory address from which it is reading. Sync frames are generally of a fixed size as indicated by audio buffer 100 of Fig. 5. Thus, if CPU 54 knows the start address, it can obtain other start addresses by simply adding a multiple of the sync frame size.

W
Page 17, amend the paragraph beginning at line 4 as follows:

In some embodiments, audio decoder 34 is controlled by CPU 54. Under CPU 54 control, audio decoder 34 may operate as a slave co-processor or as a free-running decode engine. In slave co-processor mode, audio decoder 34 decodes one or more audio frames in response to a CPU 54 decode command. A new command is required for every frame (or a number of frames) to be decoded. Upon completion of its tasks, audio ~~Audio~~ decoder 34 notifies CPU 54 of the completion of its activities by storing a message in the message queue (See Fig. 9 discussed below) of buffer 48. In some embodiments, audio decoder 34 generates an interrupt request to CPU 54 after completing its tasks. Thereafter, audio decoder 34 remains idle until it receives another command.

W
Page 17, amend the paragraph beginning at line 18 as follows:

In free-running mode, audio decoder 34 decodes audio frames when the amount of data in ~~the~~ input buffer 48 reaches a predetermined threshold level. In this mode, CPU 54 may only generate commands to synchronize or adjust the data consumption rate. Thus, the audio decode rate is regulated by the levels of ~~the~~ input buffer 48 and ~~the~~ output buffer 50, and the audio decode operation will be suspended while the input buffer content level is too low or the output buffer level is too high relative to predetermined threshold levels.

E13
Page 18, amend the paragraph beginning at line 11 as follows:

CPU 54 manages the total delay in the audio decode-presentation path by manipulating the depth of the audio portions of input buffer 48 and output buffer 50, input and output buffers. In particular, CPU 54 may control the buffer depth by controlling when audio decode tasks are issued and started. Audio decoder 34, in free-running mode, holds off from processing the next audio frame until the input buffer level reaches a predetermined threshold level (e.g., as provided by CPU 54). The audio decode-presentation path delay remains constant and matches the video decode-presentation path delay.

E13
Page 18, amend the paragraph beginning at line 22 as follows:

In steady state mode, minor synchronization adjustments may be required at various times. Due to the nature of audio decoding, there are three different granularities of delay adjustment including: including, adding or dropping entire audio frames, adding or dropping multiples of thirty-two samples from a frame, and delay adjustments made by changing the audio DAC clock (not shown) for controlled periods of time, a “micro-stepper” approach. Because the audio DAC clock tracks the transport stream, adjustment of the audio decode loop should be fairly infrequent.

E14
Page 19, amend the paragraph beginning at line 11 as follows:

In some embodiments, AOP 38 interfaces to commercially available two-channel and six-channel audio DACs. AOP 38 retrieves data from buffer 50 and transmits the data to external audio DAC 44 at a rate dictated by the DAC clock. Based on a write request from audio decoder 34 and a read request from AOP 38, a memory management unit the MMU (memory management unit) (discussed below with respect to Fig. 6) maintains a read pointer and a write pointer for the audio output buffer in buffer 50. By monitoring the buffer depth, rate of change, and direction of change, CPU 54 determines whether the DAC clock should be increased or decreased in frequency relative to the video (i.e., pixel) clock (not shown).

E15
Page 20, amend the paragraph beginning at line 6 as follows:

In particular, the DVB video path operation is similar to the DVD video path described above with the following exceptions. In the DVB video path, DVB data arrives at

E15

Network Port (NP) 22 from a network interface 52 at 40 Mb/s (~~megabits per second~~) instead of at DVD-DSP interface 24 from DVD-DSP 46 at 11 Mb/s. Also, in the DVB video path operation, SD 26 may process a transport stream instead of a program stream. In addition, in the DVB video path operation, VOP 40 does not support sub-pictures.

E16

Page 21, amend the paragraph beginning at line 19 as follows:

Finally, in the DVB mode, the DVB clock control path operation is similar to the DVD clock control path operation described above with the following exceptions described below. First, data comes through NP 22 instead of DVD-DSP interface 24. Second, SD 26 processes a transport stream rather than a program stream. SD 26 extracts a clock reference from the incoming transport stream as similarly described above for the DVD operation. However, in DVB mode, there can be several clock references. Thus, SD 26 only extracts program clock references (PCR) from transport packets that have a certain PID. In particular, even though SD 26 may demultiplex and depacketize other PID packets with PCRs, only the programmed PID will be used for clock reference operations. Thus, the actual operations with clock references are similar to that as described above in the DVD mode. Unlike the DVD mode in which the data stream is pulled into the system, in the DVB mode, the clock frequency in the DVB mode is adjusted to match the data rate of the incoming data stream.

Page 22, amend the paragraph beginning at line 9 as follows:

In one embodiment, a DVD/DVB decoder system that includes decoder 20 of the present invention may be implemented using an ASIC (application specific integrated circuit), an on-chip processor (for CPU 54), 2 or 4 megabytes of conventional 16 megabit (MB) SDRAM arranged as 2x512Kx16, expandable to 16MB, a ROM (0.5 to 16 MB) for the operating system, application, driver, and diagnostic instruction and data storage, a stereo audio DAC or a or 6 channel DAC or/and an output and, or S/PDIF output for AC-3 playback, and an 8052 microcontroller for front panel, infrared (IR) and general purpose input/output (I/O).

E16
Page 22, amend the paragraph beginning at line 21 as follows:

Fig. 6 shows SD 26 connections to other modules in decoder 20 of Fig. 1 in accordance with one embodiment of the present invention. In particular, SD 26 connects to timer 30, a descrambler 28, a memory management unit (MMU) 60, 50, a host bus interface 62, 52, and a network port/DVD controller 64, 54.

Page 22, amend the paragraph beginning at line 27 as follows:

Referring to Fig. 6, as part of depacketizing and transporting the byte stream, SD 26 writes the extracted information to MMU 60, 50. MMU 60, 50 subsequently transfers the information into the system memory (e.g., buffer 48 of Fig. 1). Also, the audio decoder 34 of Fig. 1 and the video decoder 36 of Fig. 1 request audio and video data, respectively, from the system memory (e.g., the buffer 48 of Fig. 1) using MMU 60, 50. In one embodiment, the system memory includes thirty-two separate buffers (e.g., buffer 48 includes thirty-two separate sub-buffers): one buffer each for MPEG video, audio, sub-picture, teletext, and various other data and control streams. Further, SD 26 tags certain events in the bit stream being written to system memory with, for example, the desired decode or presentation time, the current write location in system memory, etc. SD 26 presents the tags to CPU 54 through the message queue (e.g., an event FIFO) stored in buffer 48 of Fig. 1.

Page 23, amend the paragraph beginning at line 16 as follows:

For example, when SD 26 detects clock reference (CR) fields (CR) in the input stream, SD 26 provides the value to timer 30. Timer 30 may use this data to set the current system time when decoder 20 of Fig. 1 is attempting to gain initial synchronization. When the system (decoder 20) is already synchronized, SD 26 can capture the current time from the timer 30 when SD 26 detects CR fields and store the CR fields in registers for presentation to CPU 54.

Page 23, amend the paragraph beginning at line 25 as follows:

SD 26 extracts system time stamps, either PCR for transport streams or SCR for program streams, and SD puts these extracted time stamps in host-accessible registers along with the current system time and the level of each buffer FIFO in the received receive packet.

E16

Using the time stamp and buffer FIFO level versus system time data as phase measurements into a software-controlled phase-locked loop, CPU 54 can adjust the frequency of the video pixel clock and the audio oversampling clock so that the system time base matches the source material time base on average. The adjustment will lower the rate of skip/repeat events in the presentation processes. When splices occur in a transport stream, there may be a discontinuity between time stamps on either side of the splice.

E17

Page 24, amend the paragraph beginning at line 20 as follows:

SD 26 accepts PES packets, SI or PSI tables, or program stream system headers from NP 22. 2. SD 26 places depacketized data into one of a number of circular buffer tags supplying pointers to units within a buffer. For example, for video data, SD 26 provides pointers to picture start codes. For audio data, there are pointers to packets with time stamps present in the stream. For program streams, there generally will be a single default PID used for routing purposes.

E18

Page 24, amend the paragraph beginning at line 29 as follows:

Accordingly, SD 26 of Fig. 6 7 selectively transports demultiplexed and depacketized byte streams. For example, if decoder 20 only includes one audio decoder 34 as shown in Fig. 1, then SD 26 only transports audio data for the user programmed language for audio output (e.g., English or Japanese assuming Japanese) (assuming that the audio decoder can only decode audio data for one language at a time).

E19

Page 25, amend the paragraph beginning at line 7 as follows:

Fig. 7 shows an event tag format in accordance with one embodiment of the present invention. SD 26 generates tags that are stored in buffer 48 of Fig. 1. In another embodiment, SD 26 generates an interrupt after it writes a new tag to MMU 60 50 of Fig. 6. In particular, the tags contain addresses in the system memory (e.g., in a RAM, DRAM, or SRAM that includes buffer 48 of Fig. 1) where data associated with certain events in the input stream can be found. Thus, Fig. 7 provides a table for an event tag that lists the event tag bit definitions in accordance with one embodiment of the present invention.

E Page 25, amend the paragraph beginning at line 19 as follows:

Fig. 8 shows a layered-packetized protocol that is demultiplexed, depacketized, and transported by SD 26 of Fig. 1 in accordance with one embodiment of the present invention. In particular, a byte stream 80 100 represents a layered-packetized protocol that includes PCI packets, DCI packets, video packets, audio packets, and DSI packets. For example, MPEG represents a layered-packetized protocol. In one embodiment, SD 26 of Fig. 1 can handle the transport layer, the PES layer, and the table layer of a layered-packetized protocol such as MPEG2, and CPU 54 can handle parsed elementary stream layers and audio/video streams. A layered-packetized protocol typically includes header information and payload information in the packets of data, and the header information contains various information respecting the packet or perhaps subsequent or preceding packets of similar or different packet types. In particular, SD 26 can use the header information to selectively demultiplex packets of byte stream 80, 100, as discussed above with respect to Figs. 1 and 2A - 2C, 5.

E 18 Page 26, cancel the revision made via the amendment submitted 10 December 2003 to the paragraph beginning at line 10 and, in place of that revision, amend the paragraph beginning at line 10 as follows:

Fig. 9 provides a message queue 120 106 in accordance with one embodiment of the present invention. Message queue 120 106 includes tags consisting of the above-mentioned audio and video messages generated by SD 26 for use by CPU 54. tags. Message queue 120 106 is a FIFO queue stored in a sub-buffer of buffer 48 of Fig. 1. In particular, when SD 26, as discussed above with respect to Figs. 1 and 2A - 2C, 5, identifies significant information such as the location of the start of a new video frame or a presentation time stamp of a particular video frame, then SD 26 generates a tag (video message) such as a tag 122 108 and stores tag 122 108 in message queue 120. 106. In one embodiment, SD 26 generates a message that audio or video data is stored in buffer 48 of Fig. 1 and ready for decoding even prior to storing all the audio or video data, respectively, in buffer 48. CPU 54 periodically accesses message queue 120 106 (e.g., every Vsync) and reads the tags in real time.

Page 26, cancel the revision made via the amendment submitted 10 December 2003 to the paragraph beginning at line 26 and, in place of that revision, amend the paragraph beginning at line 26 as follows:

E18

In particular, message queue 120 106 provides a FIFO queue such that the most recent event is stored in the tag that is at the top of the FIFO queue. For example, referring to Fig. 8, if video data is identified prior to audio data in byte stream 80, 100, then a tag (video message) in message queue 120 106 identifying a time stamp for the video data of byte stream 80 100 would be lower in message queue 120 106 than a tag (audio message) identifying a time stamp for the audio data (e.g., such tags may also include an address identifying the location of the audio and video data, respectively, in buffer 48 of Fig. 1).

Page 27, amend the paragraph beginning at line 7 as follows:

E19

Accordingly, SD 26 performs time/space multiplexing that allows CPU 54 to function in a batch mode rather than generating interrupts to CPU 54 each time a significant piece of information is identified by SD 26. For example, message queue 120 106 as used by SD 26 represents an alternative approach to having SD 26 generate interrupts to CPU 54 each time SD 26 identifies significant information (the interrupt approach). The interrupt approach is inefficient, because every time an interrupt is generated for CPU 54, CPU 54 spends a few cycles processing the interrupt. Thus, SD 26 advantageously uses message queue 120 106 to implement a hardware-based messaging system (hardware-based tagging mechanism).

Page 27, amend the paragraph beginning at line 21 as follows:

Moreover, because CPU 54 is processing information one Vsync signal cycle ahead, CPU 54 typically can access the tags in message queue 120 106 and process the tags appropriately to program audio decoder 34 of Fig. 1 or video decoder 36 of Fig. 1 appropriately in real time. For example, the MPEG protocol assumes that there is at least one frame worth of delay such that the presentation time stamps allow for such delay upon receipt of the video data and the audio data. Accordingly, decoder 20 uses SD 26 and message queue 120 106 to take advantage of this scheme by providing a hardware-based messaging system for decoder 20 of Fig. 1. In one embodiment, CPU 54 uses MMU 60 50 of Fig. 6 to request all the messages stored in message queue 120, 106, and CPU 54 performs

E19

this task periodically (e.g., every Vsync) such that the tags are processed well in advance as necessary for appropriate display timing. Alternatively, SD 26 may in all or some cases also raise an interrupt to CPU 54 when generating a tag for message queue 120, 106.

D20

Page 28, amend the paragraph beginning at line 18 as follows:

Although particular embodiments of the present invention have been shown and described, ~~it will be obvious to those skilled in the art that~~ changes and modifications may be made without departing from the present invention in its broader aspects. aspects, and therefore, the appending The appended claims are therefore to encompass within their scope all such changes and modifications that fall within the true scope of the present invention.

Enclosed is a substitute specification that incorporates all the revisions to the specification. This consists of the above revisions and all the earlier revisions, e.g., those presented in the 10 December 2003 amendment, to the extent that the earlier revisions have not been superceded by the above revisions. The page numbers of the substitute specification begin with the letter "S" to help distinguish the substitute specification from the specification as originally filed. Also enclosed is a copy of the original specification annotated in red to indicate all the specification changes, both the above changes and the earlier-made changes.